

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO	.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/622,804	•	07/18/2003	Lorenzo Bedarida	ATMSP-007	3479
28661	7590	06/29/2004		EXAMINER	
SIERRA I	PATENT	GROUP, LTD.	AUDUONG, GENE NGHIA		
P O BOX 6149 STATELINE, NV 89449				ART UNIT	PAPER NUMBER
STITLE	STRIBBIND, IVV 65115			2818	
				DATE MAILED: 06/29/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

	A 1: 4: N	1 A 12 44 3				
	Application No.	Applicant(s)				
Office Action Summer	10/622,804		BEDARIDA ET AL.			
Office Action Summary	Examiner	Art Unit	1			
	Gene N Auduong	2818	Av			
The MAILING DATE of this communication a Period for Reply	ppears on the cover she t with t	h correspondence add	dress			
A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a relif NO period for reply is specified above, the maximum statutory perions - Failure to reply within the set or extended period for reply will, by state that the period for reply will, by state the period for reply will, by state that the mail of the period for terms after the mail of the period for the provisions of 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a reply eply within the statutory minimum of thirty (30 od will apply and will expire SIX (6) MONTHS tute, cause the application to become ABAND	be timely filed O) days will be considered timely from the mailing date of this coponED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on						
	his action is non-final.					
3) Since this application is in condition for allow	vance except for formal matters	, prosecution as to the	merits is			
closed in accordance with the practice unde	r <i>Ex parte Quayle</i> , 1935 C.D. 1	1, 453 O.G. 213.				
Disposition of Claims						
4)⊠ Claim(s) <u>1-19</u> is/are pending in the application	on.					
4a) Of the above claim(s) is/are withd	rawn from consideration.					
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-19</u> is/are rejected.						
7) Claim(s) is/are objected to.	Managaratian nangkaranan					
8) Claim(s) are subject to restriction and	a/or election requirement.					
Application Papers						
9)☐ The specification is objected to by the Exami	ner.					
10)⊠ The drawing(s) filed on <u>18 July 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the						
Replacement drawing sheet(s) including the corre	, , , ,	•	• •			
11)☐ The oath or declaration is objected to by the	Examiner, Note the attached O	ince Action of form PT	0-152.			
Priority under 35 U.S.C. § 119						
12)⊠ Acknowledgment is made of a claim for foreignal All b)□ Some * c)□ None of:	gn priority under 35 U.S.C. § 11	9(a)-(d) or (f).				
1.⊠ Certified copies of the priority docume	ents have been received					
2.☐ Certified copies of the priority docume		ication No				
3.☐ Copies of the certified copies of the pr	• •		Stage			
application from the International Bure	eau (PCT Rule 17.2(a)).					
* See the attached detailed Office action for a li	ist of the certified copies not rec	ceived.				
Attachment/c)						
Attachment(s) 1) X Notice of References Cited (PTO-892)	4) 🔲 Interview Sum	mary (PTO-413)				
2) D Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/M	ail Date	450)			
 Information Disclosure Statement(s) (PTO-1449 or PTO/SB/C Paper No(s)/Mail Date 	(D8) 5) ☐ Notice of Information (D) ☐ Other:	mal Patent Application (PTO	P-152)			
· p · · · · · · · · · · · · · · · · · ·						

Application/Control Number: 10/622,804 Page 2

Art Unit: 2818

DETAILED ACTION

Priority

1. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Claim Objections

2. Claim 2 is objected to because of the following informalities: are there any more limitation following the word "temperature"? If not, the claim should be ended with a period ".".

Appropriate correction is required.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1-19 are rejected under 35 U.S.C. 102(b) as being anticipated by Mehrotra et al. (U.S. Pat. No. 5,163,201).

Regarding claim 1, Mehrotra et al. disclose a configurable mirror sense amplifier system for flash memory (see figures 5, 9) comprising: a power source generating a reference voltage (figure 9A, col. 11, lines 15+); and an array wherein the array comprises a first plurality of transistors (figures 9A, 9B) and a means for selecting (decoding circuit), each of the first plurality of transistors coupled to the means for selecting (figures 9A, 9B), the array biased at the reference voltage and configured to provide a current for comparison with the flash memory (col. 11, lines 15+; Also anticipated by the Applicant Admitted Prior Art figure 1).

Regarding claim 2, Mehrotra et al. disclose the system of claim 1 wherein the reference voltage is internal, stable and independent from variations of a power supply or temperature (col. 8, lines 22+).

Regarding claim 3, Mehrotra et al. disclose the system of claim 2 wherein each of the first plurality of transistors is in parallel (figure 9B).

Regarding claim 4, Mehrotra et al. the system of claim 3 further comprising a mirror transistor coupled to the array (figures 9A, 9B).

Regarding claim 5, Mehrotra et al. disclose the system of claim 4 wherein a minimum voltage needed for the system is the threshold voltage of the mirror transistor plus the voltage across the array (col. 8, lines 51+).

Regarding claim 6, Mehrotra et al. disclose the system of claim 5 wherein the first plurality of transistors is rapidly switched on (col. 9, lines 20+).

Regarding claim 7, Mehrotra et al. disclose the system of claim 5 further comprising a plurality of sense amplifiers associated with the flash memory and a plurality of arrays, one of each of the plurality of sense amplifiers coupled to one of each of the plurality of arrays (figures 9A, 9B).

Regarding claim 8, Mehrotra et al. disclose the system of claim 5 further comprising a plurality of sense amplifiers associated with the flash memory coupled to the array (figures 9A, 9B).

Regarding claim 9, Mehrotra et al. disclose the system of claim 8 where the plurality of groups of transistors are N-channel transistors (figures 9A, 9B).

Regarding claim 10, Mehrotra et al. disclose the system of claim 9 wherein the first plurality of transistors is configured such that at least one of the first plurality of transistors is activated with a signal in order to provide the current for comparison to the flash memory cell current (figures 9A, 9B, each of the transistors is activated by a signal).

Regarding claim 11, Mehrotra et al. disclose the system of claim 10 further comprising a second plurality of transistors, one of each of the second plurality of transistors coupled to one each of the first plurality of transistors, wherein the second plurality of transistors receive the signal and activate the first plurality of transistors (figures 9A, 9B).

Regarding claim 12, Mehrotra et al. disclose the system of claim 11 wherein the reference voltage is modified in order to modify the current for comparison to the flash memory cell current (col. 11, lines 15+).

Claims 13-16 contain the similar limitation as previously discussed in claims 1-12. Therefore, they are analyzed as previously discussed with respect to claims 1-12.

Regarding claims 17, 18 and 19, the apparatus as previously discussed in claims 1-12 and 13-16 would be performed the method as claimed. Therefore, they are analyzed as previously discussed with respect to apparatus claims 1-12 and 13-16.

Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Gene N Auduong whose telephone number is (571) 272-1773.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on (571) 272-1787. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/622,804 Page 5

Art Unit: 2818

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

GA June 17, 2004

> Gene N Auduong Primary Examiner Art Unit 2818